DMP Electronics eBOX-3350MX-AP Manual de usuario Pagina 30

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 112
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 29
Jan Yin Chan Electronics Co.,LTD. 386SX Single Chip PC
M6117D : System on a chip
DM&P
Jan Yin Chan Electronics Co,. LTD. M6117D 386SX Single Chip PC Page 29
8F-1,No.22,Wuchyuan 2RD.,Hsin Chuang city Taipei Hsien, Taiwan, R.O.C. Tel: 886-(02) 2298-0770 Fax: (02) 2299-1883
Index 33h
D[7-4] I/O recovery time
0000 0 (default)
0001 250 ns
0010 500 ns
0011 750 ns
0100 1000 ns
0101 1250 ns
0110 1500 ns
0111 1750 ns
1000 2000 ns
1001 2250 ns
1010 2500 ns
1011 2750 ns
1100 3000 ns
1101 3250 ns
1110 3500 ns
1111 3750 ns
D[3] I/O recovery
0 disable
1 enable
D[2] On chip I/O recovery
0 disable
1 enable
4.4.3 ISA high speed change on fly
Since ISA bus is slow, our ISA high speed change-on-fly function permits ISA card operating in higher ATCLK during
specific I/O or memory accessing cycles. Index 16h ~ 18h are used to define and mask ISA memory address set 1 which will
fly to higher ATCLK frequency when setting addresses are matched. Index 19h~ 1Bh are used to define and mask ISA
memory address set 2 which will fly to higher ATCLK frequency when setting addresses are matched. Index 1Ch~ 1Dh are
used to define and mask ISA I/O address. For instance, if the CPU clock is 40 Mhz, PCLK2 = 80 Mhz and Index 1Eh : D[2:0]
= 011, then the AT clock will be PCLK2/5 = 16 Mhz in normal speed address, and PCLK2/4 = 20 Mhz in high speed address.
High frequency Index 1Eh : D[2:0] Normal frequency
7.159 MHz 000 7.159 Mhz
PCLK2/2 001 PCLK2/3
PCLK2/3 010 PCLK2/4
PCLK2/4 011 PCLK2/5
PCLK2/5 100 PCLK2/6
PCLK2/6 101 PCLK2/8
PCLK2/8 110 PCLK2/10
PCLK2/10 111 PCLK2/12
Normal frequency goes to high frequency when address matches. High frequency goes back when address does not match.
Vista de pagina 29
1 2 ... 25 26 27 28 29 30 31 32 33 34 35 ... 111 112

Comentarios a estos manuales

Sin comentarios